MCLZ8 - Faulty IR with DDCBnn46 (BIT 0, (IX+nn))

[hlide]

nn shall not be a fetched opcode (no /M1 = 0 and R shall not increase).

[MicroCoreLabs]

I will make this change. Thanks for pointing this out! Thx -Ted

…

________________________________ From: hlide ***@***.***> Sent: Monday, July 17, 2023 6:11 PM To: MicroCoreLabs/Projects ***@***.***> Cc: Subscribed ***@***.***> Subject: [MicroCoreLabs/Projects] MCLZ8 - Faulty IR with DDCBnn46 (BIT 0, (IX+nn)) (Issue #21) nn shall not be a fetched opcode (no /M1 = 0 and R shall not increase). [image]<https://user-images.githubusercontent.com/56785/254106763-039ea794-f54a-45ec-b465-9800cf3a9642.png> — Reply to this email directly, view it on GitHub<#21>, or unsubscribe<https://github.com/notifications/unsubscribe-auth/AM4AVENMQH32WHJZ4S5TPWDXQXPDBANCNFSM6AAAAAA2NVJLBY>. You are receiving this because you are subscribed to this thread.Message ID: ***@***.***>